

LOC	OBJECT CODE	ADDR1	ADDR2	STMT
				2 *****
				3 *
				4 *            Zvector E6 instruction tests for VRI-h encoded:
				5 *
				6 *            E649 VLIP        - VECTOR LOAD IMMEDIATE DECIMAL
				7 *
				8 *            James Wekel June 2024
				9 *****
				10
				11 *****
				12 *
				13 *            basic instruction tests
				14 *
				15 *****
				16 *    This program tests proper functioning of the z/arch E6 VRI-h vector
				17 *    load immediate decimal. Exceptions are not tested.
				18 *
				19 *    PLEASE NOTE that the tests are very SIMPLE TESTS designed to catch
				20 *    obvious coding errors. None of the tests are thorough. They are
				21 *    NOT designed to test all aspects of any of the instructions.
				22 *
				23 *****
				24 *
				25 *    *Testcase zvector-e6-10-VLIP: VECTOR E6 VRI-h VLIP instruction
				26 *    *
				27 *    *        Zvector E6 tests for VRI-h encoded instruction:
				28 *    *
				29 *    *        E649 VLIP        - VECTOR LOAD IMMEDIATE DECIMAL
				30 *    *
				31 *    *    # -----
				32 *    *    #    This tests only the basic function of the instruction.
				33 *    *    #    Exceptions are NOT tested.
				34 *    *    # -----
				35 *    *
				36 *    main size        2
				37 *    numcpu           1
				38 *    sysclear
				39 *    arch1 vl        z/Arch
				40 *
				41 *    diag8cmd        enable    # (needed for messages to Hercules console)
				42 *    loadcore        "zvector-e6-10-VLIP.core" 0x0
				43 *    diag8cmd        disable   # (reset back to default)
				44 *
				45 *    *Done
				46 *****

LOC	OBJECT CODE	ADDR1	ADDR2	STMT
48				*****
49				* FCHECK Macro - Is a Facility Bit set?
50				*
51				* If the facility bit is NOT set, an message is issued and
52				* the test is skipped.
53				*
54				* Fcheck uses R0, R1 and R2
55				*
56				* eg. FCHECK 134, 'vector-packed-decimal'
57				*****
58				MACRO
59				FCHECK &BITNO, &NOTSETMSG
60	.	*		&BITNO : facility bit number to check
61	.	*		&NOTSETMSG : 'facility name'
62			LCLA &FBBYTE	Facility bit in Byte
63			LCLA &FBBIT	Facility bit within Byte
64				
65			LCLA &L(8)	
66	&L(1)		SetA 128, 64, 32, 16, 8, 4, 2, 1	bit positions within byte
67				
68	&FBBYTE	SETA	&BITNO/8	
69	&FBBIT	SETA	&L((&BITNO-(&FBBYTE*8))+1)	
70	.	*	MNOTE 0, 'checking Bit=&BITNO: FBBYTE=&FBBYTE, FBBIT=&FBBIT'	
71				
72			B X&SYSNDX	
73	*			Fcheck data area
74	*			skip messgae
75	SKT&SYSNDX DC	C'		Skipping tests: '
76		DC	C&NOTSETMSG	
77		DC	C' facility (bit &BITNO) is not installed.'	
78	SKL&SYSNDX EQU	*	- SKT&SYSNDX	
79	*			facility bits
80		DS	FD	gap
81	FB&SYSNDX DS		4FD	
82		DS	FD	gap
83	*			
84	X&SYSNDX EQU	*		
85		LA	R0, ((X&SYSNDX- FB&SYSNDX)/8)-1	
86		STFLE	FB&SYSNDX	get facility bits
87				
88		XGR	R0, R0	
89		IC	R0, FB&SYSNDX+&FBBYTE	get fbit byte
90		N	R0, =F' &FBBIT'	is bit set?
91		BNZ	XC&SYSNDX	
92	*			
93	*			facility bit not set, issue message and exit
94	*			
95		LA	R0, SKL&SYSNDX	message length
96		LA	R1, SKT&SYSNDX	message address
97		BAL	R2, MSG	
98				
99		B	EOJ	
100	XC&SYSNDX EQU	*		
101			MEND	



LOC	OBJECT CODE	ADDR1	ADDR2	STMT	
				123	*****
				124	* The actual "ZVE6TST" program itself...
				125	*****
				126	*
				127	* Architecture Mode: z/Arch
				128	* Register Usage:
				129	*
				130	* R0 (work)
				131	* R1-4 (work)
				132	* R5 Testing control table - current test base
				133	* R6- R7 (work)
				134	* R8 First base register
				135	* R9 Second base register
				136	* R10 Third base register
				137	* R11 E6TEST call return
				138	* R12 E6TESTS register
				139	* R13 (work)
				140	* R14 Subroutine call
				141	* R15 Secondary Subroutine call or work
				142	*
				143	*****
00000200		00000200		145	USING BEGIN, R8 FIRST Base Register
00000200		00001200		146	USING BEGIN+4096, R9 SECOND Base Register
00000200		00002200		147	USING BEGIN+8192, R10 THIRD Base Register
				148	
00000200	0580			149	BEGIN BALR R8, 0 Initalize FIRST base register
00000202	0680			150	BCTR R8, 0 Initalize FIRST base register
00000204	0680			151	BCTR R8, 0 Initalize FIRST base register
				152	
00000206	4190 8800		00000800	153	LA R9, 2048(, R8) Initalize SECOND base register
0000020A	4190 9800		00000800	154	LA R9, 2048(, R9) Initalize SECOND base register
				155	
0000020E	41A0 9800		00000800	156	LA R10, 2048(, R9) Initalize THIRD base register
00000212	41A0 A800		00000800	157	LA R10, 2048(, R10) Initalize THIRD base register
				158	
00000216	B600 82B4		000004B4	159	STCTL R0, R0, CTLR0 Store CRO to enable AFP
0000021A	9604 82B5		000004B5	160	OI CTLR0+1, X' 04' Turn on AFP bit
0000021E	9602 82B5		000004B5	161	OI CTLR0+1, X' 02' Turn on Vector bit
00000222	B700 82B4		000004B4	162	LCTL R0, R0, CTLR0 Reload updated CRO
				163	
				164	*****
				165	* Is Vector packed-decimal facility installed (bit 134)
				166	*****
				167	
00000226	47F0 80B0		000002B0	168	FCHECK 134, ' vector-packed- decimal '
				169+	B X0001
				170+	* Fcheck data area
				171+	* skip messgae
0000022A	40404040 40404040			172+	SKT0001 DC C' Skipping tests: '
00000244	A58583A3 96996097			173+	DC C' vector-packed-decimal '
00000259	40868183 899389A3			174+	DC C' facility (bit 134) is not installed. '
		00000054 00000001		175+	SKL0001 EQU *- SKT0001
				176+	* facility bits
00000280	00000000 00000000			177+	DS FD gap
00000288	00000000 00000000			178+	FB0001 DS 4FD





LOC	OBJECT CODE			ADDR1	ADDR2	STMT	
						226	*****
						227	* result not as expected:
						228	* issue message with test number, instruction under test
						229	* and instruction l2
						230	*****
				00000312	00000001	231	FAILMSG EQU *
00000312	4820	5004			00000004	232	LH R2, TNUM get test number and convert
00000316	4E20	8E82			00001082	233	CVD R2, DECNUM
0000031A	D211	8E6C 8E56		0000106C	00001056	234	MVC PRT3, EDIT
00000320	DE11	8E6C 8E82		0000106C	00001082	235	ED PRT3, DECNUM
00000326	D202	8E18 8E79		00001018	00001079	236	MVC PRTNUM(3), PRT3+13 fill in message with test #
						237	
0000032C	D207	8E33 500A		00001033	0000000A	238	MVC PRTNAME, OPNAME fill in message with instruction
						239	
00000332	B982	0022				240	XGR R2, R2 get i2 as U16
00000336	4820	5008			00000008	241	LH R2, I2
0000033A	4E20	8E82			00001082	242	CVD R2, DECNUM and convert
0000033E	D211	8E6C 8E56		0000106C	00001056	243	MVC PRT3, EDIT
00000344	DE11	8E6C 8E82		0000106C	00001082	244	ED PRT3, DECNUM
0000034A	D204	8E44 8E77		00001044	00001077	245	MVC PRTI2(5), PRT3+11 fill in message with i2 field
						246	
00000350	B982	0022				247	XGR R2, R2 get i3 as U8
00000354	4320	5007			00000007	248	IC R2, I3 and convert
00000358	4E20	8E82			00001082	249	CVD R2, DECNUM
0000035C	D211	8E6C 8E56		0000106C	00001056	250	MVC PRT3, EDIT
00000362	DE11	8E6C 8E82		0000106C	00001082	251	ED PRT3, DECNUM
00000368	D201	8E53 8E7A		00001053	0000107A	252	MVC PRTI3(2), PRT3+14 fill in message with i3 field
						253	
0000036E	4100	004E			0000004E	254	LA R0, PRTLNG message length
00000372	4110	8E08			00001008	255	LA R1, PRTLNE messagfe address
00000376	45F0	8198			00000398	256	BAL R15, RPTERROR
						258	*****
						259	* continue after a failed test
						260	*****
				0000037A	00000001	261	FAILCONT EQU *
0000037A	5800	82C4			000004C4	262	L R0, =F' 1' set GLOBAL failed test indicator
0000037E	5000	8E00			00001000	263	ST R0, FAILED
						264	
00000382	41C0	C004			00000004	265	LA R12, 4(0, R12) next test address
00000386	47F0	80DC			000002DC	266	B NEXTE6
						268	*****
						269	* end of testing; set ending psw
						270	*****
				0000038A	00000001	271	ENDTEST EQU *
0000038A	5810	8E00			00001000	272	L R1, FAILED did a test fail?
0000038E	1211					273	LTR R1, R1
00000390	4780	8298			00000498	274	BZ EOJ No, exit
00000394	47F0	82B0			000004B0	275	B FAILTEST Yes, exit with BAD PSW
						276	





LOC	OBJECT CODE	ADDR1	ADDR2	STMT
				341 *****
				342 *            Normal completion or Abnormal termination PSWs
				343 *****
00000488	00020001 80000000			345 E0JPSW    DC       OD' 0' , X' 0002000180000000' , AD(0)
00000498	B2B2 8288		00000488	347 E0J            LPSWE E0JPSW            Normal completion
000004A0	00020001 80000000			349 FAILPSW    DC       OD' 0' , X' 0002000180000000' , AD(X' BAD' )
000004B0	B2B2 82A0		000004A0	351 FAILTEST LPSWE FAILPSW            Abnormal termination
				353 *****
				354 *            Working Storage
				355 *****
000004B4	00000000			357 CTLR0       DS       F                    CRO
000004B8	00000000			358               DS       F
000004BC				360               LTORG ,                    Literals pool
000004BC	00000002			361                        =F' 2'
000004C0	000013E4			362                        =A(E6TESTS)
000004C4	00000001			363                        =F' 1'
000004C8	0000			364                        =H' 0'
000004CA	005F			365                        =AL2(L' MSGMSG)
				366
				367 *            some constants
				368
	00000400	00000001		369 K            EQU    1024            One KB
	00001000	00000001		370 PAGE        EQU    (4*K)        Size of one page
	00010000	00000001		371 K64         EQU    (64*K)       64 KB
	00100000	00000001		372 MB          EQU    (K*K)        1 MB
				373
	AABBCCDD	00000001		374 REG2PATT EQU    X' AABBCCDD'    Polluted Register pattern
	000000DD	00000001		375 REG2LOW EQU            X' DD'    (last byte above)









LOC	OBJECT CODE	ADDR1	ADDR2	STMT
-----	-------------	-------	-------	------

**505** \*\*\*\*\*

```
506 * PTTABLE Macro to generate table of pointers to individual tests
```

507 \*\*\*\*\*8\*\*\*\*\*1\*\*\*\*\*

508

509 MACRO

510 PTTABLE

**511**                      **GBLA**    **&TNUM**

512 LCLA & CUR

**513 &CUR                      SETA    1**

514 . \*

515 TTABLE DS OF

**516 . LOOP      ANOP**

517 . \*

518	DC	A(T&CUR)	address of test
-----	----	----------	-----------------

519 . \*

520 &amp;CUR      SETA   &amp;CUR+1

```
521      AIF (&CUR LE &TNUM). LOOP
```

522 \*

523	DC	A(0)	END OF TABLE
-----	----	------	--------------

524 DC A(0)

525 . \*

526 MEND

LOC	OBJECT CODE	ADDR1	ADDR2	STMT	
				528	*****
				529	* E6 VRI_H tests
				530	*****
00001120		00000000	0000141F	531	ZVE6TST CSECT ,
				532	DS 0F
				534	PRINT DATA
				535	*
				536	* E649 VLIP - VECTOR LOAD IMMEDIATE DECIMAL
				537	*
				538	* VRI_H instr, i2, i3
				539	* followed by
				540	* v1 - 16 byte expected result
				541	
				542	*-----
				543	* VLIP - VECTOR LOAD IMMEDIATE DECIMAL
				544	*-----
				545	* VLIP simple
00001120				546	VRI_H VLIP, 22102, 2 i2=x'5656' sc=0, shamt=2
00001120		00001120		547+	DS 0FD
00001120	0000113C			548+	USING *, R5 base for test data and test routine
00001124	0001			549+T1	DC A(X1) address of test routine
00001126	00			550+	DC H' 1' test number
00001127	02			551+	DC XL1' 00'
00001128	5656			552+	DC HL1' 2' i3
0000112A	E5D3C9D7 40404040			553+	DC H' 22102' i2
00001134	00000010			554+	DC CL8' VLIP' instruction name
00001138	0000114C			555+	DC A(16) result length
				556+REA1	DC A(RE1) result address
				557+*	INSTRUCTION UNDER TEST ROUTINE
0000113C				558+X1	DS 0F
0000113C	E610 5656 2049			559+	VLIP V1, 22102, 2 test instruction
00001142	E710 8EB0 000E		000010B0	560+	VST V1, V10OUTPUT save
00001148	07FB			561+	BR R11 return
0000114C				562+RE1	DC 0F
0000114C				563+	DROP R5
0000114C	00000000 00000000			564	DC XL16' 0000000000000000000000000565600C' V1
00001154	00000000 0565600C				
				565	
00001160				566	VRI_H VLIP, 22102, 10 i2=x'5656' sc=1, shamt=2
00001160		00001160		567+	DS 0FD
00001160	0000117C			568+	USING *, R5 base for test data and test routine
00001164	0002			569+T2	DC A(X2) address of test routine
00001166	00			570+	DC H' 2' test number
00001167	0A			571+	DC XL1' 00'
00001168	5656			572+	DC HL1' 10' i3
0000116A	E5D3C9D7 40404040			573+	DC H' 22102' i2
00001174	00000010			574+	DC CL8' VLIP' instruction name
00001178	0000118C			575+	DC A(16) result length
				576+REA2	DC A(RE2) result address
				577+*	INSTRUCTION UNDER TEST ROUTINE
0000117C				578+X2	DS 0F
0000117C	E610 5656 A049			579+	VLIP V1, 22102, 10 test instruction
00001182	E710 8EB0 000E		000010B0	580+	VST V1, V10OUTPUT save
00001188	07FB			581+	BR R11 return

LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
0000118C				582+RE2	DC	0F	
0000118C				583+	DROP	R5	
0000118C	00000000 00000000			584	DC	XL16' 0000000000000000000000000565600D'	V1
00001194	00000000 0565600D						
				585			
				586	VRI_H	VLIP, 22102, 7	i2=x'5656' sc=0, shamt=7
000011A0				587+	DS	0FD	
000011A0		000011A0		588+	USING	*, R5	base for test data and test routine
000011A0	000011BC			589+T3	DC	A(X3)	address of test routine
000011A4	0003			590+	DC	H' 3'	test number
000011A6	00			591+	DC	XL1' 00'	
000011A7	07			592+	DC	HL1' 7'	i3
000011A8	5656			593+	DC	H' 22102'	i2
000011AA	E5D3C9D7 40404040			594+	DC	CL8' VLIP'	instruction name
000011B4	00000010			595+	DC	A(16)	result length
000011B8	000011CC			596+REA3	DC	A(RE3)	result address
				597+*			INSTRUCTION UNDER TEST ROUTINE
000011BC				598+X3	DS	0F	
000011BC	E610 5656 7049			599+	VLIP	V1, 22102, 7	test instruction
000011C2	E710 8EB0 000E		000010B0	600+	VST	V1, V10UTPUT	save
000011C8	07FB			601+	BR	R11	return
000011CC				602+RE3	DC	0F	
000011CC				603+	DROP	R5	
000011CC	00000000 00000000			604	DC	XL16' 000000000000000000000000056560000000C'	V1
000011D4	00005656 0000000C						
				605			
				606	VRI_H	VLIP, 1, 8	i2=x'0001' sc=1, shamt=0
000011E0				607+	DS	0FD	
000011E0		000011E0		608+	USING	*, R5	base for test data and test routine
000011E0	000011FC			609+T4	DC	A(X4)	address of test routine
000011E4	0004			610+	DC	H' 4'	test number
000011E6	00			611+	DC	XL1' 00'	
000011E7	08			612+	DC	HL1' 8'	i3
000011E8	0001			613+	DC	H' 1'	i2
000011EA	E5D3C9D7 40404040			614+	DC	CL8' VLIP'	instruction name
000011F4	00000010			615+	DC	A(16)	result length
000011F8	0000120C			616+REA4	DC	A(RE4)	result address
				617+*			INSTRUCTION UNDER TEST ROUTINE
000011FC				618+X4	DS	0F	
000011FC	E610 0001 8049			619+	VLIP	V1, 1, 8	test instruction
00001202	E710 8EB0 000E		000010B0	620+	VST	V1, V10UTPUT	save
00001208	07FB			621+	BR	R11	return
0000120C				622+RE4	DC	0F	
0000120C				623+	DROP	R5	
0000120C	00000000 00000000			624	DC	XL16' 0000000000000000000000000000000000001D'	V1
00001214	00000000 0000001D						
				625			
				626	VRI_H	VLIP, 0, 8	i2=x'0001' sc=1, shamt=0
00001220				627+	DS	0FD	
00001220		00001220		628+	USING	*, R5	base for test data and test routine
00001220	0000123C			629+T5	DC	A(X5)	address of test routine
00001224	0005			630+	DC	H' 5'	test number
00001226	00			631+	DC	XL1' 00'	
00001227	08			632+	DC	HL1' 8'	i3
00001228	0000			633+	DC	H' 0'	i2
0000122A	E5D3C9D7 40404040			634+	DC	CL8' VLIP'	instruction name

LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
00001234	00000010			635+	DC	A(16)	result length
00001238	0000124C			636+REA5	DC	A(RE5)	result address
				637+*			INSTRUCTION UNDER TEST ROUTINE
0000123C				638+X5	DS	0F	
0000123C	E610 0000 8049			639+	VLIP	V1, 0, 8	test instruction
00001242	E710 8EB0 000E		000010B0	640+	VST	V1, V10UTPUT	save
00001248	07FB			641+	BR	R11	return
0000124C				642+RE5	DC	0F	
0000124C				643+	DROP	R5	
0000124C	00000000 00000000			644	DC	XL16' 000000000000000000000000000000D'	V1
00001254	00000000 0000000D						
				645			
00001260				646	VRI_H	VLIP, 9, 0	i2=x' 0009' sc=0, shamt=0
00001260		00001260		647+	DS	0FD	
00001260	0000127C			648+	USING	*, R5	base for test data and test routine
00001264	0006			649+T6	DC	A(X6)	address of test routine
00001266	00			650+	DC	H' 6'	test number
00001267	00			651+	DC	XL1' 00'	
00001268	0009			652+	DC	HL1' 0'	i3
0000126A	E5D3C9D7 40404040			653+	DC	H' 9'	i2
00001274	00000010			654+	DC	CL8' VLIP'	instruction name
00001278	0000128C			655+	DC	A(16)	result length
				656+REA6	DC	A(RE6)	result address
				657+*			INSTRUCTION UNDER TEST ROUTINE
0000127C				658+X6	DS	0F	
0000127C	E610 0009 0049			659+	VLIP	V1, 9, 0	test instruction
00001282	E710 8EB0 000E		000010B0	660+	VST	V1, V10UTPUT	save
00001288	07FB			661+	BR	R11	return
0000128C				662+RE6	DC	0F	
0000128C				663+	DROP	R5	
0000128C	00000000 00000000			664	DC	XL16' 000000000000000000000000000009C'	V1
00001294	00000000 0000009C						
				665			
000012A0				666	VRI_H	VLIP, 9, 1	i2=x' 0009' sc=0, shamt=1
000012A0		000012A0		667+	DS	0FD	
000012A0	000012BC			668+	USING	*, R5	base for test data and test routine
000012A4	0007			669+T7	DC	A(X7)	address of test routine
000012A6	00			670+	DC	H' 7'	test number
000012A7	01			671+	DC	XL1' 00'	
000012A8	0009			672+	DC	HL1' 1'	i3
000012AA	E5D3C9D7 40404040			673+	DC	H' 9'	i2
000012B4	00000010			674+	DC	CL8' VLIP'	instruction name
000012B8	000012CC			675+	DC	A(16)	result length
				676+REA7	DC	A(RE7)	result address
				677+*			INSTRUCTION UNDER TEST ROUTINE
000012BC				678+X7	DS	0F	
000012BC	E610 0009 1049			679+	VLIP	V1, 9, 1	test instruction
000012C2	E710 8EB0 000E		000010B0	680+	VST	V1, V10UTPUT	save
000012C8	07FB			681+	BR	R11	return
000012CC				682+RE7	DC	0F	
000012CC				683+	DROP	R5	
000012CC	00000000 00000000			684	DC	XL16' 000000000000000000000000000090C'	V1
000012D4	00000000 0000090C						
				685			
000012E0				686	VRI_H	VLIP, 4660, 0	i2=x' 1234' sc=0, shamt=0
				687+	DS	0FD	





LOC	OBJECT CODE	ADDR1	ADDR2	STMT	
				793	*****
				794	*            Register equates
				795	*****
		00000000	00000001	797 R0	EQU 0
		00000001	00000001	798 R1	EQU 1
		00000002	00000001	799 R2	EQU 2
		00000003	00000001	800 R3	EQU 3
		00000004	00000001	801 R4	EQU 4
		00000005	00000001	802 R5	EQU 5
		00000006	00000001	803 R6	EQU 6
		00000007	00000001	804 R7	EQU 7
		00000008	00000001	805 R8	EQU 8
		00000009	00000001	806 R9	EQU 9
		0000000A	00000001	807 R10	EQU 10
		0000000B	00000001	808 R11	EQU 11
		0000000C	00000001	809 R12	EQU 12
		0000000D	00000001	810 R13	EQU 13
		0000000E	00000001	811 R14	EQU 14
		0000000F	00000001	812 R15	EQU 15
				814	*****
				815	*            Register equates
				816	*****
		00000000	00000001	818 V0	EQU 0
		00000001	00000001	819 V1	EQU 1
		00000002	00000001	820 V2	EQU 2
		00000003	00000001	821 V3	EQU 3
		00000004	00000001	822 V4	EQU 4
		00000005	00000001	823 V5	EQU 5
		00000006	00000001	824 V6	EQU 6
		00000007	00000001	825 V7	EQU 7
		00000008	00000001	826 V8	EQU 8
		00000009	00000001	827 V9	EQU 9
		0000000A	00000001	828 V10	EQU 10
		0000000B	00000001	829 V11	EQU 11
		0000000C	00000001	830 V12	EQU 12
		0000000D	00000001	831 V13	EQU 13
		0000000E	00000001	832 V14	EQU 14
		0000000F	00000001	833 V15	EQU 15
		00000010	00000001	834 V16	EQU 16
		00000011	00000001	835 V17	EQU 17
		00000012	00000001	836 V18	EQU 18
		00000013	00000001	837 V19	EQU 19
		00000014	00000001	838 V20	EQU 20
		00000015	00000001	839 V21	EQU 21











DESC	SYMBOL	SIZE	POS	ADDR
------	--------	------	-----	------

**Entry: 0**

<b>Image</b>	<b>IMAGE</b>	<b>5152</b>	<b>0000- 141F</b>	<b>0000- 141F</b>
<b>Regi on</b>		<b>5152</b>	<b>0000- 141F</b>	<b>0000- 141F</b>
<b>CSECT</b>	<b>ZVE6TST</b>	<b>5152</b>	<b>0000- 141F</b>	<b>0000- 141F</b>

STMT	FILE NAME
------	-----------

1	/home/tn529/sharedvfp/tests/zvector-e6-10-VLIP.asm
---	----------------------------------------------------

\*\* NO ERRORS FOUND \*\*